Form PTO-1449	(Modified)			Atty. Docket No. 1662-37500 (P00-3162)		ssigned						
INFORMAT: (Use several shee		Applicant	00 (P00-3162) Not Yet Assigned lu S. MUKHERJEE									
							Group Unknown					
REFERENCE DESIGNATION U.S. PATENT DOCUMENTS												
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DA	IATE				
								29.				
			·				_	83				
								8				
·							7					
								C= 10				
<u> </u>												
FOREIGN PAT	ENT DOCUM	ENTS	<u> </u>	T		<u> </u>	<u>T</u>					
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	Translation					
							YES N	10				
						<u> </u>						
						1	l					
	ncluding Auth	or, Title, Date, Per										
36	AA	AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors, Eric Rotenberg, (8 p.). DIVA: A Dynamic Approach To Microprocessor Verification, Todd M. Austin, Journal of Instruction-Level										
2 C	AB	Parallelism 2 (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.).										
S (°	AC	DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design, Todd M. Austin, May/June 1999 (12 p.).										
												
EXAMINER <	8 Dyne	Send	DATE CONSIDERED	ATE CONSIDERED 3/2/04								
FYAMINED: Initial if reference considered, whether or not citation is in conformance with MPFP 8609. Draw line through citation if not in												

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not is conformance and not considered. Include copy of this form with next communication to the applicant.

Form PTO-1449 (SIFE	Atty. Docket 1662-37500	No. (P00-3162)	Serial No. 09/839,624							
(Use several sheet		OSÚŘE STÁT	Applicant Shubhendu	Applicant Shubhendu S. MUKHERJEE								
		APR 2 2 200	Filing Date April 19, 20	001	Group 2183							
REFERENCE DESIGNATION US PATENT DOCUMENTS												
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE					
3/2/046	AA	5,758,142	05/26/98	McFarling et al.	395	586	05/31/94					
J2586	AB	5,933,860	08/03/99	Emer et al.	711	213	07/29/97					
FOREIGN PAT	ENT DOCUM	ENTS										
(DOCUMENT NUMBER	DAŢE	COUNTRY	CLASS	SUB- CLASS	Translation					
						R	ECEIVED					
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) APR 2 5 2002												
SC	AC	M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of High Performance Computing, December, 1996.										
56	AD	A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on Computers, 37(2):160-174, February 1988.										
56	AE	J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans. on Computers, 31(7):589-595, July 1982.										
56	AF	D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers,										
Sta		27(12):1093-1098, December 1978. E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching,"										
SC	AG	Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996. E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-										
	AH	30), Dec. 1997.										
SC	AI	T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.										
SG	AJ	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988.										
SG	AK	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989.										
56	AL	G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990.										
26	AM	D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, June 1995.										
SG	AN	D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture										
C(°	AO	(ISCA), May, 1996.										
((,	AP	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.). L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM										
<u> </u>	AQ	J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873.										
56	AR	M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors" (5 p.). K. Sundaramoorthy et al., "Slipstream Processors: Improving Both Performance And Fault Tolerance" (6 p.).										
EXAMINER 9	Ŋ.	9	, et ui., O	<u> </u>	DATE CONSIDERED	> /_ /	. стегинее (о р.).					
Man +19rat												
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.												